CMOS Receiver Front-End Architecture for High-Speed SI-POF Links

C. Gimeno, C. Aldea, S. Celma, F. Aznar

Grupo de Diseño Electrónico (GDE) Instituto de Investigación en Ingeniería de Aragón (I3A) Universidad de Zaragoza, C/Pedro Cerbuna 12, 50009, Zaragoza, España. Tel. +34-976762707, Fax +34-976762043, e-mail: {cegimeno, caldea, scelma, faznar}@unizar.es

Abstract

This works presents a new CMOS analog front-end for short-reach high-speed optical communications which compensates the limited bandwidth of POF channels and is suitable for the required large area photodetectorf The proposed pseudo-differential architecture, formed by a preamplifier and an equalizer, has been designed in a standard 0.18-um CMOS process with a 1-V supply voltage targeting gigabit transmission for NRZ modulation. The preamplifier is based on the flipped voltage follower stage to attain a very low input resistance in order to handle the large phodiode capacitance (3 pF). The equalizer can adjust the high-frequency boosting and the gain, to compensate for the variation of the characteristics of the channel due to length of the fiber, connections, etc. causing subtantial changes of the fiber bandwidth. Reliable electrical models are employed for a Mitsubishi GH SI-POF with 10-m to 50-m length and for a S5972 silicon photodiode from Hamamatsu suitable for such a fiber due to its large diameter (0.8 mm) and responsivity at 650 nm (0.44A/W). The bandwidth of the received signal can be enhanced from 100 MHz to 1.4 GHz and from 300 MHz to 1.4 GHz for a 50-m and 10m POF respectively. The proposed circuit shows a transimpedance of 41.5 dB Ω while the theoretical sensitivity from noise performance is below -7.5 dBm with a BER = 10^{-12} . The power consumption is below 16 mW from 1-V supply voltage. In conclusion it targets 1.25 Gbps through a 1-mm SI-POF up to 50-m length with a commercial Si PIN photodiode.




Fig. 1. Block diagram of the front-end for SI-POF links.

10 I3A-001-12-TEC