

Ring Oscillator PUF on FPGA: Design and Characterisation by Using Second-Order Compensated Measurement


Jorge Fernandez-Aragon, Guillermo Diez-Señorans, Miguel Garcia-Bosque, Santiago Celma
Grupo de Diseño Electrónico (I3A), Universidad de Zaragoza, Mariano Esquilar s/n 50018, España



Instituto Universitario de Investigación
en Ingeniería de Aragón
Universidad Zaragoza





Universidad
Zaragoza




INTRODUCTION

Stochastic variations inherent
to manufacturing process



IMPLEMENTATION



a) FPGA-implemented RO array

b) 51 RO reproduced in 20 different positions

c) $RO \equiv 3$ inverters + 1 AND gate

METHODOLOGY

Extract oscillation frequency

Compare the frequencies of pairs of oscillators

32-bit array: sign bit (1 bit) + subtraction of frequencies in binary format (31 bits)


Sign bit
 $f_i > f_j \rightarrow 1$ or
 $f_i < f_j \rightarrow 0$

Remaining bits
 $Binary\{|f_i - f_j|\}$

Create a 50-bit word corresponding to the bit we select in each case and study the reliability with the Hamming distance

RESULTS

Intra-distance and inter-distance



Receiver Operation Characteristic (ROC)

