[1]
M. A. Dávila Guzmán, R. . Gran Tejero, M. Villarroya Gaudó, and D. Suárez Gracia, “Advances in FPGA hardware generation with High Level Synthesis: models and programmability”, Jorn. jovenes investig. I3A, vol. 8, Dec. 2020, doi: 10.26754/jjii3a.4903.