[1]
E. Guerrero, C. Sánchez-Azqueta, y C. Gimeno, «A New Multi-Rate Clock and Data Recovery Circuit», Jorn. jovenes investig. I3A, vol. 4, pp. 61–62, mar. 2017, doi: 10.26754/jji-i3a.201701619.