[1]
A. Ferrerón Labari, D. Suárez Gracia, y V. Viñals Yúfera, «Efficient Instruction and Data Caching for High Performance Embedded Processors», Jorn. jovenes investig. I3A, p. 9, may 2012, doi: 10.26754/jji-i3a.201201788.